



US 20130005064A1

(19) **United States**  
(12) **Patent Application Publication**  
**PARK**

(10) **Pub. No.: US 2013/0005064 A1**  
(43) **Pub. Date: Jan. 3, 2013**

(54) **ORGANIC ELECTROLUMINESCENT DISPLAY DEVICE AND METHOD FOR FABRICATING THE SAME**

**Publication Classification**

(51) **Int. Cl.**  
**H01L 51/56** (2006.01)  
(52) **U.S. Cl.** ..... **438/34; 257/E51.019**

(76) Inventor: **Dong-Sik PARK**, Gyeonggi-do (KR)

(21) Appl. No.: **13/490,172**

(22) Filed: **Jun. 6, 2012**

(57) **ABSTRACT**


**Related U.S. Application Data**

(62) Division of application No. 12/887,992, filed on Sep. 22, 2010, now Pat. No. 8,227,803.


A method for fabricating an organic electroluminescent display device is provided. The organic electroluminescent display device includes a light-emitting cell having a cathode electrode, an anode electrode and an organic layer interposed therebetween; wherein the cathode electrode is electrically connected to a contact electrode via a contact hole; wherein the contact electrode has acid-resistance with respect to an etchant used in patterning the cathode electrode.

**Foreign Application Priority Data**

Dec. 14, 2009 (KR) ..... 10-2009-0123982




**FIG.1**





**FIG.3A**



**FIG.3B**





FIG.3C







**FIG. 3F**





FIG.3G





**ORGANIC ELECTROLUMINESCENT  
DISPLAY DEVICE AND METHOD FOR  
FABRICATING THE SAME**

**CROSS REFERENCE TO RELATED  
APPLICATION**

[0001] This application is a divisional of U.S. application Ser. No. 12/887,992, filed Sep. 22, 2010, and also claims the benefit of the Patent Korean Application No. 10-2009-0123982, filed in Korea on Dec. 14, 2009, both of which are hereby incorporated by reference.

**BACKGROUND OF THE DISCLOSURE**

[0002] 1. Field of the Disclosure

[0003] The present invention relates to an organic electroluminescent display device that is able to prevent deterioration of an aperture ratio and a method for fabricating the same.

[0004] 2. Discussion of the Related Art

[0005] In recent, diverse flat panel displays capable of reducing the weight and volume have been under development, which are disadvantages thereof. Such a flat panel display may include a liquid crystal display, field emission display, plasma display panel and electro-luminescence display.

[0006] Out of them, the field emission display is a self-luminescent display having no backlight and it may be a light thin type with excellent characteristics (e.g. a simple fabrication process, wide view angle and fast response and high contrast ratio). Because of that, the field emission display is suitable to a next generation flat panel display.

[0007] Especially, the field emission display includes a hole of an anode electrode and an electrode of a cathode electrode which are coupled to each other in an organic luminescent layer to form an exciton having a couple of a hole and an electron and it is luminescent by an energy generated when the exciton returns to a bottom status.

[0008] This field emission display is configured of a light-emitting cell which is a luminescence diode generating a light and a plurality of transistors driving the light-emitting cell.

[0009] In the meanwhile, a conventional bottom emission type display emitting a light generated from a light-emitting cell toward a substrate has a disadvantage of a deteriorated aperture ratio caused by a cell driving part formed on the same substrate together with the light-emitting cell.

**SUMMARY OF THE DISCLOSURE**

[0010] Accordingly, the present invention is directed to an organic electroluminescent display device and a fabricating method of the same.

[0011] An object of the present invention is to provide an organic electroluminescent display device that is able to prevent deterioration of an aperture ratio and a fabricating method of the same

[0012] Additional advantages, objects, and features of the disclosure will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the invention. The objectives and other advantages of the invention may be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.

[0013] To achieve these objects and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, an organic electroluminescent display device includes at least one switching transistor and driving transistor formed on a array substrate, wherein the array substrate includes a gate pad and a data pad formed thereon; a passivation layer having a plurality of a first contact holes to expose a portion of a drain electrode of the driving transistor, a gate pad bottom electrode of the gate pad and a data pad bottom electrode of the data pad respectively; a contact electrode, a gate pad top electrode of the gate pad and a data pad top electrode of the data pad formed on the passivation layer, the contact electrode, a top gate pad electrode and a top data pad electrode electrically connected to the exposed portion of the drain electrode of the driving transistor, the gate pad bottom electrode and the data pad bottom electrode respectively, a planarization layer formed on the passivation layer, the planarization layer including a plurality of a second contact holes to expose a portion of the contact electrode, the gate pad top electrode and the data pad top electrode respectively; a light-emitting cell including a cathode electrode, an anode electrode and an organic layer interposed therebetween formed on the planarization layer; wherein the cathode electrode is electrically connected to the contact electrode via one of the contact hole; wherein the contact electrode has acid-resistance with respect to an etchant used in patterning the cathode electrode.

[0014] The cathode electrode may have a single layer structure formed of Aluminum-Neodymium and the top of at least one of the gate pad and data pad may have a single layer structure formed of Molybdenum-Titanium.

[0015] The gate pad may include the gate pad bottom electrode connected with a gate line; and the gate pad top electrode having the single layer structure formed of Molybdenum-Titanium, and the data pad may include the data pad bottom electrode connected with a data line; and the data pad top electrode having the single layer structure formed of Molybdenum-Titanium.

[0016] The contact electrode may be formed of a same metal and on a same layer to the gate pad top electrode and the data pad top electrode.

[0017] In another aspect of the present invention, a method for fabricating an organic luminescent display device includes steps of: forming a switch thin film transistor, a driving thin film transistor, a gate pad bottom electrode connected with a gate line and a data pad bottom electrode connected with a data line on a substrate; forming a passivation layer having a plurality of a first contact holes to expose a portion of a drain electrode of the driving transistor, the gate pad bottom electrode and the data pad bottom electrode respectively; forming a contact electrode, a gate pad top electrode and a data pad top electrode formed on the passivation layer, the contact electrode, a top gate pad electrode and a top data pad electrode electrically connected to the exposed portion of the drain electrode of the driving transistor, the gate pad bottom electrode and the data pad bottom electrode respectively, forming a planarization layer formed on the passivation layer, the planarization layer including a plurality of a second contact holes to expose a portion of the contact electrode, the gate pad top electrode and the data pad top electrode respectively; forming a light-emitting cell including a cathode electrode, an anode electrode and an organic layer interposed therebetween formed on the planarization layer; wherein the cathode electrode is electrically connected

to the contact electrode via one of the contact hole; wherein the contact electrode has acid-resistance with respect to an etchant used in patterning the cathode electrode.

[0018] The cathode electrode may have a single layer structure formed of Aluminum-Neodymium and the gate pad top electrode and the data pad top electrode have a single layer structure formed of Molybdenum-Titanium.

[0019] The contact electrode may be formed of a same metal and on a same layer to the data pad top electrode and the gate pad top electrode.

[0020] According to the present invention, the gate pad top electrode, data pad top electrode and contact electrode are formed of a single layer structure using a contact metal layer having good electric conductive such as Molybdenum-Titanium and the like. As a result, contact resistance may be reduced enough to prevent deterioration of image quality, for example, Mura and the like. Moreover, if the gate pad top electrode data pad, top electrode and contact electrode are formed of the single layer structure using the contact metal layer such as Molybdenum-Titanium and the like, a single deposition process and a single etching process are necessary and the number of the processes is reduced only to reduce the production cost. Also, if the gate pad top electrode, data pad top electrode and contact electrode are formed of Molybdenum-Titanium, Molybdenum-Titanium is Acid-resistant with respect to the etching liquid used in the patterning of the cathode electrode and the etching liquid of the cathode electrode may be prevented from corroding when the gate pad top electrode, data pad top electrode and contact electrode form the cathode electrode.

[0021] It is to be understood that both the foregoing general description and the following detailed description of the present invention are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0022] The accompanying drawings, which are included to provide a further understanding of the disclosure and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the disclosure and together with the description serve to explain the principle of the disclosure.

[0023] In the drawings:

[0024] FIG. 1 is a circuit diagram illustrating a luminescent display according to an exemplary embodiment of the present invention;

[0025] FIG. 2 is a sectional view illustrating a driving thin film transistor and a light-emitting cell shown in FIG. 1; and

[0026] FIGS. 3A to 3H are sectional views to describe a method for fabricating the driving thin film transistor and the light-emitting cell shown in FIG. 2, respectively.

#### DESCRIPTION OF SPECIFIC EMBODIMENTS

[0027] Reference will now be made in detail to the specific embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.

[0028] As follows, an exemplary embodiment of the present invention will be described in detail.

[0029] FIG. 1 is a circuit diagram illustrating an organic field emission display according to the exemplary embodiment of the present invention.

[0030] The organic field emission display shown in FIG. 1 includes a gate line GL for transporting a scan signal, a data line DL for transporting a data signal, a power line PL for transporting a power signal, a cell driving part 10 connected to the gate line GL, data line DL and power line PL and a light-emitting cell OEL connected with the cell driving part 10 and power line PL.

[0031] The gate line GL is connected to a gate pad and it supplies the scan signal to a switch thin film transistor T1. The data line DL is connected to a data pad and it supplies the data signal to the switch thin film transistor T1. The power line PL supplies the power signal to a driving thin film transistor T2.

[0032] The cell driving part includes the switch transistor T1 connected to the gate line GL and data line DL, the driving transistor T2 connected with the switch transistor T1, a cathode electrode of the light-emitting cell and a base voltage source, and a storage capacitor C connected between drain electrodes of the base voltage source and the switch transistor T1.

[0033] Once a scan pulse is supplied to the gate line GL, the switch thin film transistor T1 is turned on to supply the data signal supplied from the data line DL to the storage capacitor C and a gate electrode 106 of the driving thin film transistor T2.

[0034] In response to the data signal supplied to the gate electrode, the driving thin film transistor T2 controls a current supplied to the light-emitting cell OEL from the power line PL to adjust the light amount of the light-emitting cell OEL.

[0035] For that, as shown in FIG. 2, the driving thin film transistor T2 includes a gate electrode 106 electrically connected with the switch thin film transistor T1, a drain electrode 110 connected with a cathode electrode 122 of the light-emitting cell OEL, a source electrode 108 facing to the drain electrode 110 in opposite, an active layer 114 overlapped with the gate electrode 106 with a gate dielectric layer 112 located there between to form a channel between the source electrode 108 and drain electrode 110, and an ohmic contact layer formed between the active layer 114 and the source and drain electrodes 108 and 110, except the channel, for ohmic contact with the source and drain electrodes 108 and 110. The active layer 114 and the ohmic contact layer 116 are overlapped with a data pad bottom electrode 164.

[0036] The light-emitting cell OEL includes a cathode electrode 122 made of opaque material formed on a planarization layer 118, an organic layer 130 a light-emitting layer formed on a bank dielectric layer 123 and the cathode electrode 122 exposed via a pixel hole 128 passing the bank dielectric layer 124, and an anode electrode 132 formed on the organic layer 130. The organic layer 130 is configured of a hole injection layer, a hole transportation layer, a light-emitting layer, an electron transportation layer and an electron injection layer which are multi-layered on the cathode electrode 122 and the bank dielectric layer 124. The cathode electrode 122 is electrically connected with the drain electrode 110 of the driving thin film transistor T2 via a contact electrode 126. The anode electrode 132 is formed on the organic layer 130 and the cathode electrode 122 is formed under the organic layer 130 to be used as reflective electrode. As a result, the light generated from the organic layer 130 is emitted upward via the anode electrode 132 such that the deterioration of the aperture ratio caused by the switch transistor T1 and the driving transistor T2 may be prevented.

[0037] The gate pad 150 is connected with a gate driving integrated circuit (not shown) to supply the scan signal to the

gate line GL. For that, the gate pad **150** includes a gate pad bottom electrode **152** extended from the gate line GL and a gate pad top electrode **156** connected on the gate pad bottom electrode **152**. Here, the gate pad top electrode **156** is connected with the gate pad bottom electrode **152** via a first gate contact hole **156** passing through the gate dielectric film **112** and a protection film **104**. The gate pad top electrode **156** is exposed outside via a second gate contact hole **158** passing through the planarization layer **118** to be connected with a transportation film having the gate driving integrated circuit mounted therein.

[0038] The data pad **160** is connected with a data driving integrated circuit (not shown) to supply the data signal to the data line DL. For that, the data pad **160** includes a data pad bottom electrode **162** extended from the data line DL and a data pad top electrode **166** connected on the data pad bottom electrode **162**. Here, the data pad top electrode **166** is connected with the data pad bottom electrode **162** via a first data contact hole **164** passing through the protection film **104**. The data pad top electrode **166** is exposed outside via a second data contact hole **168** passing through the planarization layer **118** to be connected with a transportation film having the data driving integrated circuit mounted therein.

[0039] Such the gate pad top electrode **156**, data pad top electrode **166** and contact electrode **126** are formed simultaneously as contact metal layer in a patterning process which uses an identical mask. Here, the contact metal layer is formed of Molybdenum-titanium (MoTi) or Molybdenum-tantalum (MoTa) having excellent corrosion-resistance and low specific resistance to prevent the gate pad top electrode **156** and data pad top electrode **166** exposed to external air from corroding.

[0040] According to the present invention, the gate pad top electrode **156** and data pad top electrode **166** and contact electrode **126** are formed of a single layer structure using the contact metal layer having good electric conductive such as Molybdenum-Titanium and the like, not a multi-layer structure using a transparent conductive film such as Molybdenum, ITO and the like. As a result, contact resistance may be reduced enough to prevent deterioration of image quality, for example, Mura and the like.

[0041] Moreover, if the gate pad top electrode **156**, data pad top electrode **166** and contact electrode **126** are formed of the multi-layer structure, a plurality of deposition processes and a plurality of etching processes are necessary. In contrast, if they are formed of the single layer structure using the contact metal layer such as Molybdenum-Titanium and the like, a single deposition process and a single etching process are necessary and the number of the processes is reduced only to reduce the production cost.

[0042] Also, if the gate pad top electrode **156**, data pad top electrode **166** and contact electrode **126** are formed of the multi-layer structure using the transparent conductive film such as Molybdenum, ITO and the like, etching liquid used in patterning of the cathode electrode **122** connected with the contact electrode **126** would penetrate through grain of the transparent conductive film only to damage the transparent conductive film. If external moisture penetrate through the damaged transparent conductive film, the gate pad top electrode **156**, data pad top electrode **166** and contact electrode **126** will corrode.

[0043] In contrast, if the gate pad top electrode **156**, data pad top electrode **166** and contact electrode **126** are formed of Molybdenum-Titanium, Molybdenum-Titanium is Acid-re-

sistant with respect to the etching liquid used in the patterning of the cathode electrode **122** and the etching liquid of the cathode electrode **122** may be prevented from corroding when the gate pad top electrode **156**, data pad top electrode **166** and contact electrode **126** form the cathode electrode **122**.

[0044] FIGS. 3A to 3H are sectional diagrams to describe a fabricating method of the GELD shown in FIG. 2.

[0045] In reference to FIG. 3A, on a substrate **101** formed a buffer layer **102**, and a first conductive pattern group including a gate electrode **106** and a gate pad bottom electrode **152**.

[0046] Specifically, the buffer layer **102** is formed in a deposition method, for example, PECVD or coating method, for example, spin coating and first and second gate metal layers **105a** and **105b** are sequentially formed in a deposition method, for example, sputtering. Here, the buffer layer **102** is formed of inorganic dielectric material such as silicon oxide (SiOx) and silicon nitride (SiNx) or organic dielectric material such as polyimide (PI). One of the first and second gate metal layers **105a** and **105b** is formed of metal having relatively good rigidity or corrosion-resistance such as Titanium (Ti), Molybdenum (Mo) and Tungsten (W) and the other one is formed of metal such as Aluminum containing metal (Al and AlNd) and copper (Cu). Hence, the first and second metal layers **105a** and **105b** are patterned by using a first mask in a photolithography process and an etching process such that the first conductive pattern group including the gate electrode **106** and gate pad bottom electrode **152** may be formed.

[0047] In reference to FIG. 3B, the gate dielectric film **112** is formed on the substrate **101** having the first conductive pattern group formed thereon. On the gate dielectric film **112** are formed a second conductive group including the source electrode **108**, drain electrode **110** and data pad bottom electrode **162** and a semiconductor pattern including the active layer **114** and ohmic layer **116** overlapped under the second conductive group. Such the semiconductor pattern **115** and the second conductive pattern group are formed in a single mask process using slit mask or half tone.

[0048] Specifically, the gate dielectric film **112**, an amorphous silicon layer, an amorphous silicon layer having impurity (n+ or p+) doped thereon and data metal layer are sequentially formed on the substrate **101** having the gate metal pattern formed thereon. Here, inorganic dielectric material such as silicon oxide (SiOx) and silicon nitride (SiNx) is used as the gate dielectric film **112** and metal such as Titanium (Ti), Tungsten (W), Aluminum (Al) containing metal, Molybdenum (Mo) and copper (Cu) is used as data metal layer.

[0049] After photoresist is coated on the data metal layer, the photolithography process using the slit mask as second mask exposes and develops the photoresist to form a photoresist pattern having a step.

[0050] The etching process using the photoresist pattern having the step patterns the data metal layer to form the second conductive pattern and the semiconductor pattern formed under the second conductive pattern.

[0051] Hence, an asking process using Oxygen (O<sub>2</sub>) plasma ashes the photoresist pattern. The etching process using the asked photoresist removes the exposed data metal pattern and the ohmic contact layer **116** formed under the data metal pattern such that the source electrode **108** and drain electrode **110** may be separated and that the active layer **114** may be exposed. After that, a strip process removes the photoresist pattern remaining on the second conductive pattern group.

[0052] This embodiment presents that the semiconductor pattern **114** and **116** and the second conductive pattern group are formed by the single mask process using the slit mask or half Tone and they may be formed by independent mask processes using independent masks, respectively.

[0053] In reference to FIG. 3c, the protection film **104** including a first gate contact hole **154**, a first data contact hole **164** and a first pixel contact hole **120** is formed on the substrate **101** having the second conductive pattern group formed thereon.

[0054] Specifically, the protection film **104** is formed on the gate dielectric film **112** having the second conductive pattern group formed thereon by using CVD, PECVD and the like. The protection film **104** is formed of inorganic dielectric material such as Silicon Oxide (SiO<sub>x</sub>) and Silicon Nitride (SiN<sub>x</sub>) or organic dielectric material such as acryl resin.

[0055] Hence, a photolithography and etching process using a third mask pattern the protection film **104** to form the first gate contact hole **154**, first data contact hole **164** and first pixel contact hole **120** here, the first pixel contact hole **120** passes through the protection film **104** only to expose the drain electrode **110** of the driving thin film transistor T2 and the first gate contact hole **154** passes through the protection film **104** and the gate dielectric film **112** only to expose the gate pad bottom electrode **152**. The first data contact hole **164** passes through the protection film **104** only to expose the data pad bottom electrode **162**.

[0056] The etching process for formation of the first gate contact hole **154**, first data contact hole **164** and first pixel contact hole **120** may remove predetermined regions of the drain electrode **110**, data pad bottom electrode **162** and second gate metal layer **105b** of the gate pad bottom electrode **152** may formed of molybdenum.

[0057] In reference to FIG. 3D, a third conductive pattern group including the contact electrode **126**, gate top electrode **156** and data top electrode **166** is formed on the substrate **101** having the protection film **104** formed thereon.

[0058] Specifically, the contact conductive layer is formed on the substrate **101** having the protection film **104** formed thereon in a deposition method such as sputtering. Molybdenum-Titanium (MoTi) or Molybdenum-Tantalum (MoTa) is used to form the contact conductive layer.

[0059] Next, the contact conductive layer is patterned in a photolithography process and etching process using a fourth mask and the third conductive pattern group including the contact electrode **126**, gate top electrode **156** and data top electrode **166** is formed.

[0060] In reference to FIG. 3E, the planarization layer **118** including the second gate contact hole **158**, a second data contact hole **168** and a second pixel contact hole **134** is formed on the substrate **101** having the third conductive pattern group formed thereon.

[0061] Specifically, the planarization layer **118** is formed on the protection film **104** having the third conductive pattern group formed thereon in a spin-coating or spinless-coating method. The planarization layer **118** is formed of organic dielectric material such as acrylic resin and polyimide (PI).

[0062] Next, the planarization layer **118** is patterned in a photolithography process and etching process using a fifth mask to form the second gate contact hole **158**, second data contact hole **168** and second pixel contact hole **134** here, the second pixel contact hole **134** passes through the planarization layer **118** to expose the contact electrode **126** and the second gate contact hole **158** passes through the planarization

layer **118** to expose the gate pad top electrode **156** and the second data contact hole **168** passes through the planarization layer **118** to expose the data pad top electrode **166**.

[0063] In reference to FIG. 3F, the cathode electrode **122** is formed on the substrate **101** having the planarization layer **118** formed thereon.

[0064] Specifically, after opaque conductive material such as Aluminum (Al) and Aluminum Neodymium (AlNd) is deposited on the planarization layer **118** in the deposition method such as sputtering, the planarization layer **118** is patterned in the photolithography process and etching process using the fifth mask to form the cathode electrode **122**. The cathode electrode **122** is electrically connected with the drain electrode **110** via the first and second pixel contact holes **120** and **134** and the contact electrode **126**.

[0065] In reference to FIG. 3G, the bank dielectric film **124** including the pixel hole **128** is formed on the substrate **101** having the cathode electrode **122** formed thereon.

[0066] Specifically, photosensitive organic dielectric material or polyimide (PI) is coated on the substrate **101** having the cathode electrode **122** formed thereon in the spin-coating or spinless coating only to form the bank dielectric film **124**. Such the bank dielectric film **124** is patterned in the photolithography process and etching process using a sixth mask and the pixel hole **128** for exposing the cathode electrode **122** is formed.

[0067] In reference to FIG. 3H, the organic layer **130** and anode electrode **132** are sequentially formed on the substrate **101** where the bank dielectric including the pixel hole **128** is formed.

[0068] Specifically, the organic layer **130** including the electrode injection layer, electrode transportation layer, light-emitting layer, hole transportation layer and hole injection layer is formed on the cathode electrode **122** exposed via the pixel hole **128** in a thermal deposition process, sputtering process or combinational process of the thermal deposition and sputtering. After that, a transparent conductive film is coated on the substrate **101** having the organic layer **130** formed thereon to form the anode electrode **132**. Indium Tin Oxide (ITO), Tin Oxide (TO), Indium Zinc Oxide (IZO), SnO<sub>2</sub>, Amorphous-Indium TO (a-TO) and the like may be used to form the transparent conductive film.

[0069] In the meanwhile, a sealing cap is formed on the substrate **101** having the anode electrode **132** formed thereon to protect the organic layer **130** from Oxygen or moisture. At this time, a glass cap or thin film cap layered with inorganic and organic films alternatively is used as the sealing cap.

[0070] It will be apparent to those skilled in the art that various modifications and variations can be made in the present invention without departing from the spirit or scope of the inventions. Thus, it is intended that the present invention covers the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.

What is claimed is:

1. A method for fabricating an organic electroluminescent display device comprising steps of:

forming a switch thin film transistor, a driving thin film transistor, a gate pad bottom electrode connected with a gate line and a data pad bottom electrode connected with a data line on a substrate;

forming a passivation layer having a plurality of a first contact holes to expose a portion of a drain electrode of

the driving transistor, the gate pad bottom electrode and the data pad bottom electrode respectively ;  
forming a contact electrode, a gate pad top electrode and a data pad top electrode formed on the passivation layer, the contact electrode, a top gate pad electrode and a top data pad electrode electrically connected to the exposed portion of the drain electrode of the driving transistor, the gate pad bottom electrode and the data pad bottom electrode respectively,  
forming a planarization layer formed on the passivation layer, the planarization layer including a plurality of a second contact holes to expose a portion of the contact electrode, the gate pad top electrode and the data pad top electrode respectively;  
forming a light-emitting cell including a cathode electrode, an anode electrode and an organic layer interposed ther-

ebetween formed on the planarization layer; wherein the cathode electrode is electrically connected to the contact electrode via one of the contact hole;  
wherein the contact electrode has acid-resistance with respect to an etchant used in patterning the cathode electrode.

2. The method of claim 1, wherein the cathode electrode has a single layer structure formed of Aluminum-Neodymium and the gate pad top electrode and the data pad top electrode have a single layer structure formed of Molybdenum-Titanium.

3. The method of claim 1, wherein the contact electrode is formed of a same metal and on a same layer to the gate pad top electrode and the data pad top electrode.

\* \* \* \* \*

专利名称(译)	有机电致发光显示装置及其制造方法		
公开(公告)号	<a href="#">US20130005064A1</a>	公开(公告)日	2013-01-03
申请号	US13/490172	申请日	2012-06-06
[标]申请(专利权)人(译)	朴东植		
申请(专利权)人(译)	朴东植		
当前申请(专利权)人(译)	LG DISPLAY CO. , LTD.		
[标]发明人	PARK DONG SIK		
发明人	PARK, DONG-SIK		
IPC分类号	H01L51/56		
CPC分类号	H01L27/3248 H01L27/1214 H01L27/124 H01L27/3276 H01L2251/5353		
优先权	1020090123982 2009-12-14 KR		
其他公开文献	US8404509		
外部链接	<a href="#">Espacenet</a> <a href="#">USPTO</a>		

摘要(译)

提供了一种制造有机电致发光显示装置的方法。有机电致发光显示装置包括发光单元，该发光单元具有阴极，阳极和插入其间的有机层。其中阴极通过接触孔与接触电极电连接；其中接触电极相对于用于图案化阴极电极的蚀刻剂具有耐酸性。

